A new gate drive for high-voltage, high-power IGBTs has been developed for the SLAC NLC (Next Linear Collider) Solid State Induction Modulator [l]. This paper describes the design and implementation of a driver that allows an IGBT module rated at 800A13300V to switch up to 3000A at 2200V in 3pS with a rate of current rise of more than lOOOOA/pS, while still being short circuit protected. Issues regarding fast turn on, high de-satmation voltage detection, and low short circuit peak current will be presented. A novel approach is also used to counter the effect of unequal current sharing between parallel chips inside most high-power IGBT modules. It effectively reduces the collectoremitter peak current, and thus protects the IGBT from being destroyed during soft short circuit conditions at high di/dt.
I. INTRODUCTION
The NLC Solid State Induction Modulator required an operating pulse voltage of 500kV and current of 2120A with less than 20011s risdfall times to drive eight X-band klystrons simultaneously. The current prototype uses 152 IGBT modules that connected in parallel at 2200V and switched up to 3000A each to drive 76 Metglas cores in a fractional-turn transformer with 3-turns in the secondary. Total inductances of each core driver circuit, which included stray inductances of the IGBT and the storage capacitor, are less than 50nH. Driving and short-circuit protecting the IGBT in those conditions, namely high operating pulse currents, high dUdt and extremely low circuit inductances, can not be achieved using an available gate driver. The IGBT tum-on time is slow. In short circuit situations, it simply bursts into oscillation with uncontrollable high peak Currents that eventually destroy the gate.
A closer investigation of this phenomenon has revealed that the main problem is due to unsymmetrical layouts of the poweremitter lead, which causes unequal current sharing between IGBT chips. More detailed discussions of this new type of failure in high power IGBTs are presented in the paper [2] .
Various IGBT modules from different manufactures have been tested, and although they share somewhat similar internal structures, the Eupec IGBT model FZ800R33KF2 [3] , rated at 3300V/800A, was chosen for the prototype modulator. The selection was based on its low internal gate resistance, minimum tailed loss and availability. This paper focuses on the design and implementation of its gate drive for high-speed switching and short-circuit protection. 
II. CIRCUIT DESCRIPTIONS
The gate drive simplifted schematic diagram is shown in figure 1. The design uses a commercially built Intelligent IGBT Gate Driver from Concept Technology Ltd. model IGD-515 [4] . It is compact and provides all the basic functions of a standard gate driver. A single 15V source produces bipolar f15V gate trigger at f15A rated peak current. The collector-emitter de-saturation voltage of 15V or less is compared with a fixed reference voltage to activate the over-current protection that reduces the gate trigger pulse width. The gate drive power requirement is not a concern since the modulator only operates at a maximum rate of 120 PPS. Additional circuitries are necessary to boost up the gate voltage at tum-on, to clamp the remaining voltage level for overcurrent protection, to limit the collector-emitter voltage at turn-off, and to dynamically control the initial peak current during short circuits.
An extra 200V source provides the DC link voltage interlock, which prevents high voltages from being applied if there is a short in the core driver circuit It also supplies power for the turn-on boosting circuit and for raising the de-saturation voltage detection level up to 150V.
A. Turn-on boosting.
While the FZSOOR33KF2 can turn-off very fast, less than ZOOnS, its tum-on time is much slower. Therefore, a gate boosting circuit is needed to mawimiZe the IGBT switching speed at tum-on. As shown in figure 2 , the booster delivers 22A into the gate with a peak voltage of 20v.
As the gate current begins to rise. voltages develop across the OSC2 resistor R4 and trigger the SCR Q1. The capacitor C2, which was pre-charged at 6OV by the resistor RI and the zener diode D5, transfers its energy to the gate through the inductor LI, the common-mode choke T1 and the saturable transformer TZ after a short time delay. This delay is determined by the volt-second of the T2. The resulting gate voltage rise time is about 14011s. The fall time is slower due to higher drive impedances and lower gate voltages across the T2. The D3 consists of six lranszorbs, rated at 400V each, connected in series. It serves two purposes. In the forward-bias direction, it is a high voltage blocking d i d e for the collector-emitter de-saturation voltage sensing. In the reverse-bias direction, it provides the over-voltage protection at turn-off during fault conditions. As the peak collector-emitter voltage, V, , exceeds the D3 rating plus the 220V of the bidirectional transzorb D4, the current flows to the gate and turns the IGBT back on, thns limits the V, level. Since the transzorbs have limited power dissipation, they are not intended for repetitive clamping.
Power clamping is provided by the snubber capacitor and the fast recovery diode placed in the core driver circuit
C. De-saturhn detection levd
Detection of the de-saturation voltage to shut down the gate pulse for short-circuit protection is commonly used in most driver modules. It works well for long pulse applications where the IGBT is fully on and the collectoremitter saturation voltage, V, is less than the typical 15V supply source. However, with 3pS pulse durations and 3000A in the normal operation, the VmtsAn is still about 50V. For the protection to work, the detection voltage level must be raised above that voltage. This is done by the use of the ZOOV sou~ce and resistors W , R3 and R5 to attenuate the measured V, (sAn down ,by a factor of 10 before processing. The buffer U1 provides the impedance isolation between the divider and the driver module resistances. The capacitor C l along with the driver-integrated resistance sets the detection response time.
D. Short circuitprotection.
Besides clamping the gate voltage to control the overcurrent, additional steps are also taken to limit the initial rising peak current in short-circuit conditions. An emitterfeedback scheme, which is based on the voltage developed by Wdt between the control-emitter and the power-emitter terminals, is realized by the use of the saturable transformer T2 placed in the gate current path.
As the gate voltage and the peak current rise during a short circuit, the rising dddt generates a proportional voltage, which coupled through the gate in a reverse direction by the T2, immediately pulls the gate voltage down and stops the rising current M e r the clamped gate voltage regains control of the IGBT, the de-saturation detection then kicks in and shuts down the gate pulse with a high turn-off impedance provided by the T2. Figure 3 shows the effectiveness of this short-circuit protection method. increases. In the latter case, the current is already reaching its peak and is limiting by the clamped gate voltage.
During the time when the initial peak current is falling, high di/dt generates hundreds of volts across the twoemitter terminals. This induced voltage, which coupled with stray capacitances in the driver module, causes the gateemitter circuit to oscillate at extremely high frequencies that ultimately burns up the gate. The common-mode choke TI is therefore added to fnlther isolate the IGBT gateemitter structure from the external driving circuitry.
TI consists of a single-turn flexible stripline for minimum inductances and seven magnetic cores. T2 also has one hun and two cores. The toroids are Ceramic Magnetic CMD-5005 38" O.D. x 3/16" LD. x 3/16" L.
IILTESTRESULTS
The actual Metglas core driver PC board, with the exception of the current transformer CT and the resistive load, as shown in figure 4 , is used to test the new gate drive&. As the IGBT is huned-on, the storage capacitor C1 supplies power to the load through the transformer TI.
Fast diode D1 and the pre-charge snubber capacitor CZ catch the reflected energy generated by the TI stray inductances and capacitances. They also clamp the V, during normal and fault conditions. A pulse current of 120A resets the core. Load resistances of 1.l.Q and 0.70 are used for pulse currents of 2000A and 3000A respectively. The waveforms in figure 5 show the tested IGBT at 2600Vand 2000A with di/dt of 12000A/pS. A second mode of short circuit, the soft short, is when the IGBT is already tumed-on and in the saturation region before the short circuit occurs. While the V , returns to the active region, high dv/dt that is fed back through the gatecollector capacitance, which is also maximal during this time, charges the gateemitter capacitance. Stray inductances in the clamping circuit allow the clamped gate voltage to rise, resulting in even higher peak currents. Most of the tested IGBTs failed in this type of short-circuit condition. To simulate this test, the corereset pulse is removed. It allows the core to saturate into a short. Figure 7 shows 
IV. CONCLUSIONS
An IGBT gate drive for the SLAC Induction Modulator has been developed and currently installed in two prototypes, the NLC Klystron Modulator and the 5045 Klystron Modulator [5] . While pushing the present generation of high power IGBT modules into new applications that require high currents, high dUdt and short pulse durations, a new type of IGBT failure has been discovered and new gate drive techniques have been devised to control and protect them
